The multiple signals 1 and  2 are formed by the programmable logic function using OR operators. The programmable logic output to be interpreted as multiple signaling is defined by the configuration of the binary signal input assignment with the corresponding multiple signaling. Both an updated and a stored signal are generated. The stored signal is reset by the following actions:

If the multiple signaling is still present at the time of a reset, the stored signal will follow the updated signal.